Home Verilog Introduction Verilog Data Types Verilog Comments Verilog Operators Verilog Modules and Ports Verilog Conditional, Case and Looping Statements Verilog Assignment Statements Verilog Instantiation and Connecting Ports Verilog Abstraction Level Verilog Testbench Verilog Tools Usage Verilog System Tasks and Functions Verilog Compiler Directives Verilog Examples Verilog Projects

Home > Verilog > Verilog Comments

Verilog Comments

ShaunT

Comments in any programming language are used in the code for more readability. In Verilog, there are two types of comments – one-line comment and multi-line comment.

One-line comment begins with ‘//’. All the characters from ‘//’ to the end of line are ignored.

Multi-line comment begins with and ‘/*’ and ends with ‘*/’. All the characters within these are ignored.

Nested comments can be illegal sometimes. For example,

  • /*Multi-line /*comments */ are here*/ → this is illegal.
  • /*Multi-line //comments are here*/ → This is legal.




POPULAR TAGS

Travel New York London IKEA NORWAY DIY Ideas Baby Family News Clothing Shopping Sports Games